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We determined the interface state density (Dit) distributions in the vicinity of the conduction band edge 
in silicon carbide (SiC) metal-oxide-semiconductor (MOS) structures by reproducing the experimental 
current-voltage characteristics of MOS field effect transistors (MOSFETs) with numerical calculations. 
In the calculation, potential distributions and energy sub-bands in the inversion layer were calculated 
by solving Poisson and Schrödinger equations, respectively. We demonstrate that gate characteristics 
of the MOSFETs are well described by considering that the interface states are caused by fluctuation 
of free-electron density of states in a two-dimensional system. The Dit distributions are almost 
uniquely determined by the oxide formation process (as oxidation or interface nitridation) and 
independent of the acceptor concentration (3×1015 – 1×1018 cm−3).  
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The interface between a semiconductor and its oxide is a stage of transistor action in electron devices 
and its characterization is essential in nanoscience and technology. An example which has been studied 
intensively is the interface of silicon carbide (SiC) and silicon dioxide (SiO2). SiC is a compound 
semiconductor owning unique physical properties for power device applications, such as a wide band 
gap and high breakdown electric field [1, 2]. Thus, SiC metal-oxide-semiconductor field effect 
transistors (MOSFETs) have been attracting increasing attention as low-loss and high-frequency 
power switching devices. SiC MOSFETs have, however, suffered from the low channel mobility due 
to the high interface state density (Dit) in SiO2/SiC structures (~ 1013 cm−2eV−1) [3–14]. Although it 
was found that interface nitridation (annealing in nitric oxide (NO) [15–18] or nitrous oxide (N2O) 
[15, 19, 20]) or phosphorus treatment (annealing in gas mixture of phosphoryl chloride (POCl3), 
oxygen (O2) and, nitrogen (N2) [21, 22]) can reduce the Dit and improve the channel mobility to some 
extent, the physical origin of the abnormally high interface state density is still not understood. 
In recent years, SiC has also been regarded as an attractive material in the field of quantum 
computing. Some of the bulk defects in SiC, such as silicon vacancies (VSi) [23], divacancies (VSi-VC) 
[24], and antisite-vacancy pairs (CSi-VC) [25] were suggested to be promising for qubits (i.e., single 
photon sources), similar to the well-known nitrogen-vacancy (NV) center in diamond [26]. Interface 
defects also play an important role in this field; Single-photon-emitting SiC diodes operating up to 
room temperature were reported [27], that might originate from interface (carbon) defects [28]. Thus, 
understanding the physical origin of interface states in SiC is highly demanded in the fields of both 
power electronics and quantum computing. 
In previous studies, it was indicated that the Dit values rapidly increase with approaching the 
conduction band edge (EC) [9, 29]. Thus, determination of the Dit in the shallow energy range near EC 
is particularly important in understanding the nature of the interface states. However, few reports have 
focused on the Dit distributions in the vicinity of EC so far, since they cannot be simply estimated from 
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capacitance–voltage (C–V) characteristics of MOS capacitors [30]; A study using MOS Hall effect and 
split C–V measurements indicated that the Dit values very near EC are reduced with the interface 
nitridation [9]. A more recent study has suggested the possibility that the interface states originate from 
the tail of two-dimensional density of states (2D-DOS) of SiC by characterizing wet-oxidized 
MOSFETs at cryogenic temperatures [31]. In order to understand the nature of interface states, 
however, a more systematic study involving MOS structures with various acceptor densities and oxide 
formation conditions is demanded. 
In this study, we determined the Dit distributions for SiC MOS structures in the vicinity of EC by 
reproducing the experimental gate characteristics of MOSFETs with numerical calculations. In the 
calculation, potential distributions and energy sub-bands in the inversion layer were calculated by 
solving Poisson and Schrödinger equations, respectively. We prepared MOSFETs with various 
acceptor densities and oxidation formation conditions to discuss their impacts on the interface 
properties. The limiting factors of drain current in SiC MOSFETs are also discussed based on the 
results. 
MOSFETs were fabricated on 8° off-axis p-type (acceptor density: NA = 3×1015 – 1×1018 cm−3) 4H-
SiC (0001) epilayers. The gate oxides were formed by dry oxidation at 1300°C for 30 min (As-Ox.) 
or by dry oxidation with subsequent annealing in NO (10% diluted in nitrogen (N2)) at 1250°C for 70 
min (Ox.+NO), resulting in an oxide thickness of about 42 nm. The p-type body regions of MOSFETs 
were formed either by epitaxial growth (NA = 3×1015 cm−3) or by aluminum (Al) implantation (NA = 
3×1016 – 1×1018 cm−3). The source/drain regions were formed by high-dose phosphorus (P) 
implantation (ND = 1×1020 cm−3) to obtain good ohmic contacts. The channel length and width of the 
MOSFETs were 50 or 100 μm and 200 μm, respectively. All of the measurements were conducted at 
room temperature (RT). 
Figure 1 shows a schematic illustration describing the concept of the model to extract the Dit 
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distribution from gate characteristics of MOSFETs [32]. In this model, it is assumed that the electrons 
in the inversion layer contribute to the conduction with constant drift mobility, and that the electrons 
trapped at the interface states are completely immobile. In general, the drain current (ID) and the gate 
voltage (VG) are expressed as a function of the surface potential (ψS) by [33] 
𝐼ୈ(𝜓ୗ) =
𝑊
𝐿
𝑒𝑛୤୰ୣୣ(𝜓ୗ)𝜇ୢ୰୧୤୲(𝜓ୗ)𝑉ୈ, (1) 
𝑉ୋ(𝜓ୗ) = 𝑉୊୆ + 𝜓ୗ +
𝑄୤୧୶ + 𝑄ୢୣ୮(𝜓ୗ) + 𝑒𝑛୤୰ୣୣ(𝜓ୗ) + 𝑒𝑛୲୰ୟ୮(𝜓ୗ)
𝐶୭୶
. (2) 
Here, W is the channel width, L the channel length, e the elementary charge, µdrift the drift mobility, 
nfree the density of free electrons in the channel, ntrap that of trapped electrons, VD the drain voltage, 
VFB the flat band voltage, Qfix the fixed charge, Qdep the depletion charge, and Cox the oxide capacitance. 
Qdep is further approximated by [33] 
𝑄ୢୣ୮(𝜓ୗ) = ඥ2𝑒𝜀ୱ𝑁୅𝜓ୗ, (3) 
where εS is the dielectric constant of the semiconductor. 
Fig. 1: Concept of a calculation model for extracting interface state density (Dit) distributions from 
gate characteristics of SiC MOSFETs. EC, Ei, EF, EV, and ψS indicate the conduction band edge, the 
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intrinsic level, the Fermi level, the valence band edge, and the surface potential of SiC, respectively. 
 
In using the model above, we assumed constant μdrift of 100, 35, 25, 15 and 5 cm2V−1s−1 for 
MOSFETs with NA of 3×1015, 3×1016, 1×1017, 3×1017 and 1×1018 cm−3, respectively, regardless of 
oxide formation conditions (As-Ox. or Ox.+NO), based on the reported values of Hall mobility for 
NO-annealed MOSFETs [34]. Indeed, Ref. [9] indicated that the difference in the Hall mobility 
between as-oxidized and NO-annealed MOSFETs is considerably small (e.g. about 160 and 140 – 180 
cm2V−1s−1 at nfree = 1011 cm−2 for as-oxidized and NO annealed MOSFETs, respectively), making such 
assumption reasonable. As a result of MOS Hall effect measurement, we confirmed that μdrift was in 
the range of 83 – 121 cm2V−1s−1 for a lightly-doped (NA = 3×1015 cm−3) MOSFET, which also 
guarantee the validity of the assumed mobility. 
By numerically solving the Schrödinger and Poisson equations with setting nfree and NA as initial 
values such as 1×1012 cm−2 and 3×1015 cm−3, respectively, EF, ψS and the energy level of the first sub-
band of 2D-DOS were determined [35, 36]. Then, by assuming a triangle-shaped potential (φ(z)) at 
the MOS interface we obtained the initial function of φ(z). As the next step, we solved the Schrödinger 
equation with the effective mass approximation, that is [35] 
ቈ−
ℏଶ
2𝑚௖∥∗
dଶ
d𝑧ଶ
− 𝑒𝜙(𝑧)቉ 𝜉௜(𝑧) = 𝐸௜𝜉௜(𝑧), (4) 
where ℏ is the Dirac’s constant, 𝑚௖∥
∗  the effective mass parallel to the c-axis, i the number of the sub-
band of energy eigenvalues, ξi(z) the wave function, and Ei the energy eigenvalues. As a result of this 
calculation, ξi(z) and the Ei were obtained. We then determined EF and the electron density at each 
sub-band in the inversion layer (ni) so as to satisfy the following equations [35, 37]: 
𝐷ଶୈ = 𝑀େ
𝑚௖఼
∗
𝜋ℏଶ
, (5) 
𝑛௜ = 𝐷ଶୈ𝑘୆𝑇 ln ൤1 + exp൬
𝐸୊ − 𝐸୧
𝑘୆𝑇
൰൨ , (6) 
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𝑛୤୰ୣୣ =෍ 𝑛௜
௜
, (7) 
where MC (= 3 [2]) is the number of equivalent valleys, 𝑚௖఼
∗  the effective mass perpendicular to the 
c-axis, kB the Boltzmann constant, and T the absolute temperature. A sufficient number of the sub-
bands was taken into consideration up to the energy level at which the occupied electron density was 
negligible. The lowest and second lowest energy bands with different effective masses are considered; 
Table Ⅰ summarizes the effective masses of those bands [38]. The band edge of the second lowest 
energy band is located at approximately 0.12 eV higher than that of the lowest band. 
The Poisson equation was solved based on the obtained ni and the ξi above to determine φ(z) for the 
next step [35]: 
dଶ𝜑(𝑧)
d𝑧ଶ
= −
𝜌ୢୣ୮(𝑧) − 𝑒∑ 𝑛௜|𝜉௜(𝑧)|ଶ௜
𝜀ୱ
, (8) 
where ρdep(z) (= −eNA) is the charge density inside the depletion layer. The above calculation 
procedure was repeated until the difference of EF between N and (N − 1) steps (N: natural number) 
was less than 10−6 eV.  
 
Table Ⅰ: Effective masses for the lowest and the second lowest energy bands in 4H-SiC [38]. Here, me 
is the electron rest mass. In calculating the effective masses, we applied 𝑚௖఼
∗ = √𝑚୑୻𝑚୑୏ and 
𝑚௖∥
∗ = 𝑚୑୐. 
 
Lowest Band Second Lowest Band 
mML 0.31me 0.71me 
mMΓ 0.57me 0.78me 
mMK 0.28me 0.16me 
𝑚௖఼
∗ = ඥ𝑚୑୻𝑚୑୏ 0.40me 0.35me 
𝑚௖∥
∗ = 𝑚୑୐ 0.31me 0.71me 
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Finally, ntrap was calculated by [39] 
𝑛୲୰ୟ୮(𝜓ୗ) = න
𝐷୧୲(𝜓ୗ)
1 + expቀ𝐸 − 𝐸୊𝑘୆𝑇
ቁ
ஶ
ா౟
dE. (9) 
Here, Dit distribution was assumed to be expressed as [6, 40] 
𝐷୧୲ = 𝐷଴ + 𝐷ଵ exp ቀ
ாିாి
ாభ
ቁ + 𝐷ଶ expቀ
ாିாి
ாమ
ቁ , (10) 
where D0, D1, D2, E1, E2, and Qfix were used as fitting parameters to reproduce the experimental gate 
characteristics. 
Figure 2 shows the typical experimental and calculated gate characteristics for a NO-annealed 
MOSFET (NA = 3×1015 cm−3, peak field-effect mobility: 31 cm2V−1s−1). The calculated result well 
reproduces the experimental characteristic in the range of VG = 0 – 15 V (corresponding to energy 
range of EC − ET = −0.04 – 0.19 eV). 
Fig. 2: Typical experimental and calculated gate characteristics for a lightly-doped NO-annealed 
MOSFET (NA = 3×1015 cm−3, peak field-effect mobility: 31 cm2V−1s−1). 
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Figure 3(a) shows the Dit distributions plotted with respect to the bottom edge of 3D-DOS obtained 
from the ID–VG fitting. The obtained Dit distributions strongly depend on the acceptor concentration 
of p-body. On the other hand, Figure 3(b) shows the Dit distributions plotted with respect to the bottom 
edge of 2D-DOS. In contrast to the results based on the bottom edge of 3D-DOS (Fig.3(a)), the Dit 
distributions are almost uniquely determined by the oxide formation condition (As-Ox. or Ox.+NO) 
and independent of acceptor concentration. This result suggests that the interface states near the 
conduction band edge in SiC MOS systems are caused by the energy fluctuation of 2D-DOS. 
Fig. 3: Energy distributions of interface state density with respective to the bottom edge of (a) three-
dimensional and (b) two-dimensional density of states obtained from the gate characteristics of 
MOSFETs. 
 
Based on the obtained results, we briefly discuss the dominant limiting factors of the drain current 
in the SiC MOSFETs. Figure 4 shows the ratio of free electron density (nfree) to the total electron 
density (nfree + ntrap) for the fabricated MOSFETs as a function of the free electron density dependence. 
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In Fig. 4, we see that the nfree/(nfree + ntrap) ratio is about two to four times higher in the NO-annealed 
samples than in the as-oxidized samples at a given nfree, indicating that the drain current increase by 
the NO annealing is attributable to the increase in the free electron density. The nfree/(nfree + ntrap) ratio 
is almost identical among samples with different acceptor densities. On the other hand, it is known 
that the drain current remarkably decreases in the heavily-doped MOSFETs [14, 41]. Thus, the drain 
current decrease in the heavily-doped MOSFETs is mainly due to the decrease in the drift mobility, 
rather than the decrease in the free electron density.  
Fig. 4: Proportion of free electrons to the total electrons (= nfree/(nfree + ntrap)) as a function of the free 
electron density for SiC MOSFETs with various acceptor concentrations of p-bodies. 
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nitridation) and independent of the acceptor concentration (3×1015 – 1×1018 cm-3). We demonstrate 
that gate characteristics of the MOSFETs are well described by considering that the interface states 
are caused by the fluctuation of free-electron density of states in a two-dimensional system. We 
confirmed that the ratio of the free electron density with respect to the total electron density increases 
by the NO annealing, suggesting that the drain current increase in the NO-annealed MOSFETs is 
attributable to the increase in the free carrier density. In contrast, the nfree/(nfree + ntrap) is almost 
identical among MOSFETs with different acceptor concentrations (3×1015 – 1×1018 cm-3), indicating 
that the drain current decrease observed in heavily-doped MOSFETs is mainly ascribed to the decrease 
in the drift mobility rather than the decrease in the free carrier density. 
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